Read Anywhere and on Any Device!

Special Offer | $0.00

Join Today And Start a 30-Day Free Trial and Get Exclusive Member Benefits to Access Millions Books for Free!

Read Anywhere and on Any Device!

  • Download on iOS
  • Download on Android
  • Download on iOS

Toward a Formal Verification of a Floating-Point Coprocessor and Its Composition with a Central Processing Unit

National Aeronautics and Space Administration
4.9/5 (27091 ratings)
Description:Discussed here is work to formally specify and verify a floating point coprocessor based on the MC68881. The HOL verification system developed at Cambridge University was used. The coprocessor consists of two independent units: the bus interface unit used to communicate with the cpu and the arithmetic processing unit used to perform the actual calculation. Reasoning about the interaction and synchronization among processes using higher order logic is demonstrated. Pan, Jing and Levitt, Karl N. and Cohen, Gerald C. Unspecified Center ARITHMETIC AND LOGIC UNITS; CENTRAL PROCESSING UNITS; FLOATING POINT ARITHMETIC; PROGRAM VERIFICATION (COMPUTERS); INTERFACES; PROVING; SYNCHRONISM...We have made it easy for you to find a PDF Ebooks without any digging. And by having access to our ebooks online or by storing it on your computer, you have convenient answers with Toward a Formal Verification of a Floating-Point Coprocessor and Its Composition with a Central Processing Unit. To get started finding Toward a Formal Verification of a Floating-Point Coprocessor and Its Composition with a Central Processing Unit, you are right to find our website which has a comprehensive collection of manuals listed.
Our library is the biggest of these that have literally hundreds of thousands of different products represented.
Pages
120
Format
PDF, EPUB & Kindle Edition
Publisher
Createspace Independent Publishing Platform
Release
2018
ISBN
1723462780

Toward a Formal Verification of a Floating-Point Coprocessor and Its Composition with a Central Processing Unit

National Aeronautics and Space Administration
4.4/5 (1290744 ratings)
Description: Discussed here is work to formally specify and verify a floating point coprocessor based on the MC68881. The HOL verification system developed at Cambridge University was used. The coprocessor consists of two independent units: the bus interface unit used to communicate with the cpu and the arithmetic processing unit used to perform the actual calculation. Reasoning about the interaction and synchronization among processes using higher order logic is demonstrated. Pan, Jing and Levitt, Karl N. and Cohen, Gerald C. Unspecified Center ARITHMETIC AND LOGIC UNITS; CENTRAL PROCESSING UNITS; FLOATING POINT ARITHMETIC; PROGRAM VERIFICATION (COMPUTERS); INTERFACES; PROVING; SYNCHRONISM...We have made it easy for you to find a PDF Ebooks without any digging. And by having access to our ebooks online or by storing it on your computer, you have convenient answers with Toward a Formal Verification of a Floating-Point Coprocessor and Its Composition with a Central Processing Unit. To get started finding Toward a Formal Verification of a Floating-Point Coprocessor and Its Composition with a Central Processing Unit, you are right to find our website which has a comprehensive collection of manuals listed.
Our library is the biggest of these that have literally hundreds of thousands of different products represented.
Pages
120
Format
PDF, EPUB & Kindle Edition
Publisher
Createspace Independent Publishing Platform
Release
2018
ISBN
1723462780
loader